




, 5



Sequence of Super Self-Refresh Operation (Entry/Exit Scheme)

FIG. 2











FIG. 5






Example 1 of Super Self-Refresh Internal Operation (Parity-Generation (1) Parity Bit Calculation)




Example 1 of Super Self-Refresh Internal Operation (Parity-Generation (2) Parity Bit Writing)

FIG. 8




Example 2 of Super Self-Refresh Internal Operation (Correct (1) Syndrome Calculation)




Example 2 of Super Self-Refresh Internal Operation (Correct (2) Error Location Detection and Correction/Writing)

(A)



下 (2) (1)






FIG. 13





FIG. 14






FIG. 16







FIG. 17






Example 1 of Self-Test Operation (Burst Length 1, No Error)

FIG. 19



Example 2 of Self-Test Operation (Burst Operation, Occurrence of Error, Reading of Result)

FIG. 20







FIG. 22






FIG. 24





FIG. 25



Sequence of Super Self-Refresh Operation (Entry/Exit Scheme)

FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30





FIG. 31



a

FIG. 32

